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ABSTRACT
This thesis introduces a Monte Carlo simulation of intrinsic electronic noise
in MOSFETs. Brief reviews of the important aspects of carrier transport,
band structure, and Monte Carlo technique are discussed. Based on full
band 2D Monte Carlo simulation, a noise analysis platform is utilized. To
this end, accurate calculation of instantaneous current is done by employing
the Ramo-Shockley technique. Then, we extract Y-parameters that include
the information about the noise in a device. From these Y-parameters, we
calculate the parameters of the small signal equivalent circuit model and
finally model our device into noise two-port model. A 30 nm double gate
FinFET is chosen as a simulation model and the intrinsic noise of the
device is examined. As a result, the double gate FinFET showed lower gate
and source access resistance, and minimum noise figure, which contains
important information about the intrinsic noise characteristic.
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CHAPTER 1
INTRODUCTION
In order to obtain more functionality per unit area, scaling of device
dimensions has been the most important task in the semiconductor
industry. To this end, the number of transistors integrated on a single chip
has been doubled approximately every 18 months and the trend, which is
referred to as Moore’s law [1], has held for the last 50 years, pushing the
industry to its limit. As the two most obvious avenues to break through this
limit, new transistor structures and new materials have been required [2].
Figure 1.1: Moore’s law has held for the last 50 years [3]. However, it is still
uncertain when new materials can be applicable in the field. Thus, it is
predictable that the industry will struggle from the gap between the hard
limit of the dimension for scaling and the absence of new materials.
Figure 1.1 shows how transistors have evolved over the last ten years. As
can be seen, new transistor structure entered the field with Intel’s 22 nm
Tri-gate FinFET process in 2011, commencing the era of three-dimensional
transistors with ultra-thin-bodies and ultra-thin-insulators being elemental
to their architecture [4]. However, it is still uncertain when industry can
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transfer from silicon to a new material. Even though Samsung has
introduced the first mass-produced transistor using a graphene channel [5],
it will take more than five years for the device to get to the market. Indeed,
ITRS predicts that new channel materials such as graphene, carbon
nanotubes, nanowires, and so on, will be applicable around 2018 [6]. Hence,
it is predicted that the industry will struggle from the gap between the
hard limit of the dimension for scaling and the absence of new materials. In
that case, the degree of integration will no longer play a significant role and
the tolerance of devices will determine the competitive power of a
semiconductor company. In addition to the thermal properties of devices to
manage heat, noise, which can be defined as current or voltage fluctuations,
will become one of the key issues as the industry works to successfully
process reliable transistors that are robust to process variation, noise, heat,
and so on.
Noise is essentially a perturbation, such as high instant current, which
damages a device and reduces its functionality. Hence, many efforts have
been made to develop physical understandings to avoid noise. Noise can be
divided into low-frequency noise, which can be exemplified by flicker noise
due to capturing from the defects of interface oxide, and high-frequency
noise that includes channel thermal noise which comes from random
velocity fluctuation in carriers [7]. Low-frequency noise has become a
complicated factor in communication because it always exists in the signal
whenever up or down convergence takes place, unless it is filtered out
properly. High-frequency noise, on the other hand, has become more
important in silicon MOSFET technology as smart phones create a large
market of high-frequency, high-performance applications where clock speed
of processors reaches the GHz range [8]. Even though MOSFET has taken
the place of the GaAs and bipolar technologies in gigahertz frequency
applications thanks to its competitively high cut-off frequency fT and low
cost, the rate of noise reduction earned from scaling is slowing
down [9], [10]. Another reason why it is important is because the overall
power integrated at the GHz scale is massive compared to the power of
low-frequency noise, even though the peak of the low-frequency noise,
flicker noise for instance, is theoretically high at its lowest frequency. Noise
can also be divided into intrinsic and extrinsic noise. Although both
intrinsic and extrinsic noise originate from the device structure, extrinsic
2
noise can be suppressed by proper changes in device layout or bias [11].
Intrinsic noise, on the other hand, cannot be eliminated since it is inherent
to the device structure. Therefore, intrinsic noise is important because
there is no obvious solution to suppress.
Figure 1.2: As can be seen, as device size reduces, gamma, the nose factor
which is extracted from measuring channel thermal noise, increases. The
inner plot shows the trend of noise factor γ as a function of drain to source
voltage in different sizes of MOSFET [11], [12].
Also, it has been a potential concern that the rate of the noise reduction
earned from scaling is slowing down, as can be seen from Fig. 1.2 showing
the trend of the noise factor with reducing gate length of a MOSFET. The
noise factor, gamma, comes from the empirical model of channel thermal
noise which is one important source of intrinsic noise. Here, the higher the
gamma factor, the noisier the device. As can be seen, the noise factor is
increasing as device size decreases. Recalling the fact that intrinsic noise
cannot be eliminated since it is fundamental to device operation, one
realizes the importance of noise simulation that can provide accurate
insights into intrinsic noise not only for device designers but also for circuit
designers.
The primary goal of this work is to construct an accurate noise analysis
platform. It is still challenging to perform noise simulation and get suitable
agreement with experimental data since other parameters such as parasitic
capacitance and resistance from external circuitry should properly be taken
into account. Indeed, a recent study by Mahajan et al. [13] shows that
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noise simulations generated from drift-diffusion (DD) and hydro-dynamics
(HD), which will be discussed in chapter 3, are not sufficient to get a
suitable agreement with experimental data. In addition, many empirical
models and deterministic simulations still need updates to accurately
represent scaled-down devices. As an alternative, the Monte Carlo method
can accurately simulate nanoscale devices with acceptable computational
cost compared to the DD or HD method. Here, we construct a noise
analysis platform based on a Monte Carlo simulator and perform intrinsic
noise simulation of a MOSFET at the GHz frequency range.
This document is organized in the following manner. In chapter 2, we
discuss theoretical background related to electron transport and simulation
including Monte Carlo method. Chapter 3 describes the noise analysis
platform used in this work. In chapter 4, the results of this study are
presented. And we finally conclude and propose the future work for the
study in chapter 5.
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CHAPTER 2
THEORETICAL BACKGROUND
Among electronic devices, the MOS transistor, MOSFET, has been the
technology of choice for both analog and digital applications over the last
30 years thanks to its low noise and low cost [14]. Many efforts to
understand and model the physical properties in MOSFETs have been
made, and many approaches have been developed to capture the physical
phenomena in MOSFETs. Figure 2.1 shows the hierarchy of semiconductor
device simulation approaches that has been developed.
Figure 2.1: The hierarchy of semiconductor device simulation
approaches [15].
Drift-diffusion (DD) is the simplest semiconductor simulation, using the
coupled Poisson equation and continuity equations to take into account the
drift and diffusion of a charge carrier. The hydrodynamic (HD) approach,
on the other hand, includes momentums of the Boltzmann equation,
enabling it to capture the behavior of smaller devices, such as the hot
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carrier effect and velocity overshoot. However, these approaches are not
sufficient to study extremely small devices. For these devices, a full
quantum mechanical approach including the wave nature and interference
of carriers is more suitable. However, this approach is computationally
expensive. Between HD and the fully quantum mechanical approach, there
are the Boltzmann transport equation (BTE) based methods, which
provide a semi-classical electron transport simulation model with
acceptable computation time [15].
2.1 Boltzmann Transport Equation (BTE)
In order to understand the behavior of a semiconductor device, we should
know each carrier’s position and momentum. We introduce a distribution
function which provides the probability of finding a carrier occupying
certain energy, at a certain position and time. The distribution function,
which is the semiclassical BTE based on simple charge conservation [16], is
given by
∂f
∂t
+ ~v · ∇~rf + q
~F (~r)
h¯
· ∇~kf =
[∂f
∂t
]
collision
(2.1)[∂f
∂t
]
collision
=
∑
k′
[
S(k′, k)f(r, k′, t)− S(k, k′)f(r, k, t)
]
(2.2)
where ~v is the velocity, ~F is the electric field, ~k is the momentum wave
vector. The left-hand side physically describes the distribution function f
in real space ~r and momentum space ~k, as well as time t. The right-hand
side includes collisions that take into account scattering events. One
drawback of the BTE is that it is difficult to solve analytically without
special restrictions. As an alternative, the Monte Carlo method can be used
in order to solve the BTE stochastically.
2.2 Monte Carlo Simulation
The Monte Carlo method is one of the most practical methods to
numerically solve the BTE. The overall procedure of Monte Carlo
simulation is the following. First, the field and potential are calculated from
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Poisson’s equation. Then, the time of free flight is randomly generated and
assigned to each particle. The motions of charge carriers are described as:
d~r
dt
=
1
h¯
∇~kE(~k)
d~k
dt
=
q ~F (~r)
h¯
(2.3)
where E(~k) is the energy dispersion relation which is the band structure in
semiconductor. At the end of each flight, the simulation chooses the type of
scattering mechanism. Then, it updates the final energy and momentum.
These processes repeat for the next free flight. At a selected time interval,
the electric fields are updated. Finally, it collects data and averages over
the ensemble. Figure 2.2 shows the overall procedure of a Monte Carlo
simulation. The Monte Carlo method treats carriers as classical particles.
The reason the Monte Carlo method is referred to as a semi-classical
method is that it includes scattering mechanisms and bandstructure that
are treated quantum mechanically. This enables the Monte Carlo method
to perform real space simulation down to nano-scale semiconductor
devices [17].
Figure 2.2: The Monte Carlo method tracks the trajectory of each electron
in free flight moving under the action of the electric field [18], [19]. After
free flight, the scattering mechanism is being selected stochastically. After
scattering, energy and momentum profiles are updated.
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2.2.1 Band structure models
Band structure describes the relationship between the energy versus the
momentum wave vector, and it makes it able to take into account the
influence of the crystal. Figure 2.3 shows a typical band structure of
silicon [20]. The purpose of the band structure is to compute the velocity of
carriers and the final state of carriers after scatterings, as they transport
through the device under the influence of the electric field. Since there is no
analytical description for full band dispersion, we generally assume
parabolic energy bands in order to simplify computation. However,
parabolic band structure is too simple to provide accurate results. As the
electrons’ energies increase and are subjected to high electric fields, full
quantum mechanical calculation of band structure is necessary in order to
get accurate results. A common numerical method is the empirical
pseudopotential method [21]. And Monte Carlo takes into account the full
band structure of the semiconductor material during the simulation by
including the data of the full band structure pre-computed from the
empirical pseudopotential method.
Figure 2.3: Band structure of silicon [20]. Band structure is fully described
in Monte Carlo simulation in order to include the influence of the crystal
potential.
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2.2.2 Scattering Mechanism
The scattering mechanism is important for carrier transport since it is the
main limit on carrier velocity. Monte Carlo includes many kinds of
scattering sources that are important, such as acoustic phonon scattering,
optical phonon scattering, ionized impurity scattering, impact ionization,
surface roughness scattering. The scattering rates of the individual
mechanisms are stored in a table for random selection. Throughout the
Monte Carlo simulation, random numbers are generated in order to
determine scattering events, besides the selection of free flight times for
carriers. At each scattering event, a scattering mechanism is selected to
determine the final energy and momentum of each carrier [19]. The
scattering rate method is based on Fermi’s golden rule. The transition
probability and the corresponding scattering rate can be obtained as
S(k, k′) =
2pi
h¯
|Mk′,k|2δ
[
E(k′)− E(k)−∆E
]
(2.4)
1
τ(k)
=
∑
k′
S(k, k′) (2.5)
where S(k, k′) is the transition probability from state k to k′, and Mk′,k is
the matrix element. And Dirac δ-function describes the conservation of
energy. 1/τ(k) represents the scattering rate where τ stands for the average
time between scattering events.
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CHAPTER 3
NOISE ANALYSIS PLATFORM
As semiconductor simulations have been developed with several transport
models, many different simulation techniques for noise analysis in
semiconductor devices have also emerged. Figure 3.1 shows the hierarchy of
noise simulation approaches for semiconductor devices.
Figure 3.1: The hierarchy of noise simulation for semiconductor devices.
DD and HD are the most popular and simplest deterministic methods for
noise simulation. Thus, many calibrations have been made using these
methods [9], [13], [22]. Although HD shows improved agreements with
experimental data compared to DD, it still cannot capture more physics
that contribute to the noise mechanism. Besides these methods, there is
also a deterministic tool using the Langevin-Boltzmann equation which
enables it to analyze noise in the frequency domain [23]. This also can
capture more physics than HD or DD with comparable computation time.
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Besides these numerical methods, the Monte Carlo method has already
been employed successfully for noise analysis. Monte Carlo is ideal for noise
simulation because it enables the user to perform stochastical simulation
and transient simulation with inherent noise generated from a
simulation [24]. The main drawback of the Monte Carlo simulation is the
long computation time compared to other noise simulation methods.
The noise analysis platform consists of two big parts: Monte Carlo
simulation and the post process. The simulation flow is well described in
Fig. 3.2. In this chapter, the noise analysis platform constructed based on
Monte Carlo simulation will be described by the following steps: 1)
calculation of instantaneous current, 2) Y-parameter extraction, 3) Noise
two-port model [25], [26].
Figure 3.2: The flow chart of the noise simulation. First, Monte Carlo
simulation is done with static bias point. Then, autocorrelation function
and the power spectral density of the current noise are calculated. In order
to extract small signal equivalent circuit parameters, step peturbation is
applied on either gate or drain node. And Y -parameters, PRC values, and
minimum noise figure are calculated in the post process.
3.1 Instantaneous Current Calculation
Accurate calculation of the instantaneous currents at the terminals is
essential in order to extract the admittance (Y ) parameters and the
spectral densities of the current fluctuations that will be used to analyze
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the noise figure. To this end, we apply the Ramo-Shockley technique to get
improved accuracy in the calculations extended to the intrinsic transient
response analysis of a device. This technique enables one to capture all the
particles inside the simulated device that contribute to the total current,
which consists of the electron conduction current and the displacement
current [27]. With this technique, the current at the source, drain and gate
at time t are given by
Is(t) =
1
xgL − xs
[
Q
xs−xgL∑
i
vxi(t) +
ε0εr
∆t
My∑
j=1
∆yj(ϕ(xs, yj, t)
− ϕ(xs, yj, t−∆t)− ϕ(xgL, yj, t) + ϕ(xgL, yj, t−∆t))
] (3.1)
Id(t) =
1
xd − xgR
[
Q
xgR−xd∑
i
vxi(t) +
ε0εr
∆t
My∑
j=1
∆yj(ϕ(xgR, yj, t)
− ϕ(xgR, yj, t−∆t)− ϕ(xd, yj, t) + ϕ(xd, yj, t−∆t))
] (3.2)
Ig(t) = Is(t)− Id(t) (3.3)
where 0r is dielectric constant of the material, ∆t the time step, Q the
linear charge density of a particle, vxi the velocity in the x direction of the
ith particle, My the number of vertical meshes, ∆yj the vertical dimension
of the jth vertical mesh, yj its y position, ϕ the potential, and xgL , xgR, xs,
and xd the x positions of the left edge of the gate, the right edge of the
gate, the right edge of the source and the left edge of the drain,
respectively. Notice that the integration is done in both x and y directions.
From the instantaneous current, we calculate the current fluctuation and
transform it into power spectral density (PSD). In order to calculate PSD,
we find the autocorrelation function (ACF) of the current fluctuation [28]:
C(t) = δI(0)δI(t) (3.4)
where δI(t) = I(t)− I is the current fluctuation of the instantaneous
current around the time average current I. Based on the ACF, the
PSD [28] is given by
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SI(f) = 4
∫ ∞
0
C(t)cos(2pift)dt (3.5)
In section 3.3, we use the PSD as a noise source in our noise analysis
platform.
3.2 Y-Parameter Calculation
In the case of analog applications, we model a noiseless intrinsic device
based on Y parameters. In order to calculate the Y parameters, we perform
Fourier analysis of the transient response of a MOSFET. If we postulate an
applied voltage step perturbation with an amplitude of ∆Vj at terminal j
and the response of the current, Ii(t), at terminal i operating over certain
bias point, the complex Yij parameter can be calculated from the relation
between the Fourier components of both signals as [27], [29]:
Re[Yij(ω)] =
Ii(∞)− Ii(0)
∆Vj
+
ω
∆Vj
∫ ∞
0
[Ii(t)− Ii(∞)] · sinωtdt (3.6)
Im[Yij(ω)] =
ω
∆Vj
∫ ∞
0
[Ii(t)− Ii(∞)] · cosωtdt (3.7)
where Ii(0) and Ii(∞) are the steady state currents at terminal i before and
after applying the voltage step excitation, respectively. The range of the
integrals in (3.6) and (3.7) can be contracted in a reasonable time scale
because once Ii(t) reaches steady state, Ii(∞), we can assume that the term
Ii(t)− Ii(∞) becomes zero, and the transient response of a MOSFET is
finite in time. Notice that i is the terminal at which we collect transient
current response of the device, and j stands for the terminal at which we
apply voltage step perturbation. The gate and drain are represented by the
values of i and j. In this work, 1 represents the gate and 2 represents the
drain. In order to extract all the four Y parameters needed, two excitations
on the gate and the drain are required.
Based on the Y parameters that describe the transient response of the
MOSFET, we can construct the small signal equivalent circuit (SSEC). The
SSEC consists of circuit elements that physically represent specific aspects
of the device. Figure 3.3 shows the SSEC model of an intrinsic MOSFET.
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It consists of seven intrinsic elements calculated by using the Y parameters
we earned in the previous steps. Cds, Cgs, and Cgd are respectively the
drain to source, gate to source, and gate to drain capacitances. Ri
represents the source to gate ohmic channel resistance, gm0 is the steady
state transconductance, and τ is the intrinsic delay time of the MOSFET.
And gds is the drain conductance.
Figure 3.3: The small signal equivalent circuit (SSEC) model of an intrinsic
FET [27]. This model is also applicable to MOSFETs and the parameters
are obtained from the Y parameters calculated in the previous step [30].
The details of all parameters are shown in [31].
The seven elements of the SSEC for a certain bias point can be obtained
from Y parameters of the intrinsic MOSFET at that bias point. By simple
circuit analysis, the relations between the Y parameters and the SSEC
elements can be derived as [30]:
Y11(ω) =
RiC
2
gsω
2
1 + ω2C2gsR
2
i
+ jω
(
Cgs
1 + ω2C2gsR
2
i
+ Cgd
)
(3.8)
Y12(ω) = −jωCgd (3.9)
Y21(ω) =
gm0e
−jωτ
1 + jωRiCgs
− jωCgd (3.10)
Y22(ω) = gds + jω(Cds + Cgd) (3.11)
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And we can derive the SSEC elements analytically by separating the Y
parameters into their real and imaginary parts [31]:
Cgd = −Im(Y12)
ω
(3.12)
Cgs =
Im(Y11)− ωCgd
ω
(
1 +
(Re(Y11))
2
(Im(Y11)− ωCgd)2
)
(3.13)
Ri =
Re(Y11)
(Im(Y11)− ωCgd)2 + (Re(Y11))2 (3.14)
gm0 =
√
((Re(Y21))2 + (Im(Y21) + ωCgd)2)(1 + ω2C2gdR
2
i ) (3.15)
τ =
1
ω
arcsin
(−ωCgd − Im(Y21)− ωCgsRiRe(Y21)
gm
)
(3.16)
fT =
gm
2pi(Cgs + Cgd)
(3.17)
Cds =
Im(Y22)− ωCgd
ω
(3.18)
gds = Re(Y22) (3.19)
And these parameters can be extracted from the means of the Monte
Carlo simulation.
3.3 Noise Two-Port Model
Based on the power spectral densities of noise sources and their complex
correlation coefficient, we complete the full noise description of the device,
as shown in Fig. 3.4. In this work, the input is the gate and the output is
the drain of the MOSFET [25], [26]. The noise in the transistor is assessed
by employing the current noise operation mode. In this mode, the
fluctuations of the current and their correlation are evaluated over fixed
gate and drain voltages. And the current noise sources are connected to the
noiseless device in parallel as two correlated current generators [32]. These
fluctuations are analyzed through correlation functions and converted to
power spectral densities by Fourier transform [33].
Based on this model, we encapsulate these noise characteristics into a
minimum noise figure, NFmin, that provides direct comparison in noise
characteristics between devices. This figure of merit is a function of
15
Figure 3.4: Noisy two-port model [32]. The model consists of a noiseless
device model and noise sources described by power spectral densities, and
their correlation. Here, the noiseless device model is the SSEC model we
obtained previously. We use a voltage step perturbation to simulate the
transient response.
operating frequency that shows how the noise level in the device increases
with amplification of the signal. We use NFmin because it represents only
the intrinsic noise characteristic. In order to get NFmin, PRC parameters
that contain information about the physical origin of noise are calculated
based on the work done by R.A. Pucel [26], [33]. And the expressions of the
PRC parameters are the following:
P =
SID
4kBT |Y21| R =
SIG|Y21|
4kBT |Y11|2 C =
Im[SIGID ]√
SIGSID
(3.20)
where P represents the measured drain noise, R is related to induced gate
noise, C is the correlation coefficient between the drain and gate noise, and
SID , SIG , and SIDIG are the noise sources described by the power spectral
densities of the current fluctuation at the drain and the gate, and their
cross-correlation, respectively.
The NFmin is obtained from the following expression:
NFmin = 1 + 2
f
fT
√
PR(1− C2) (3.21)
where fT is the intrinsic cut-off frequency [26].
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CHAPTER 4
INTRINSIC NOISE SIMULATION
4.1 Preliminary Results
In order to verify the noise analysis platform, the same model used in the
work done by Rengel et al. [26] has been used as a benchmark model in this
work. The geometry of the simulated n-channel silicon MOSFET is shown
in Fig. 4.1. The gate length is 300 nm, and the oxide thickness is 10 nm.
Calculations are performed by means of 2D full band self-consistent
ensemble Monte Carlo simulations at T = 300 K. The 2D Monte Carlo
simulator generates current density as its result. For accurate noise
analysis, the simulations are run five times with different random seeds and
the instantaneous currents from the simulations are averaged over each
time step.
To extract Y parameters from Monte Carlo simulation, I first start with
a static bias point and then apply a step excitation at each terminal. The
simulation lasts until the device reaches to steady state. For the
perturbation, 20 ∼ 35% of the amplitude of the bias at each terminal is
applied as a step function. This is because appropriate amplitude of the
voltage step perturbation can suppress the effect of numerical and physical
noise and avoid harmonic excitation [27], [26].
Figure 4.2 shows the real and imaginary parts of Y21 obtained as a
function of frequency from Monte Carlo simulation for the bias point
VGS = 0.5 V and VDS = 1.5 V. Y21 is important among other Y parameters
since it directly contributes not only to P and R in the Pucel model but
also to the minimum noise figure. In the bias condition, the device is in the
saturation region and the sign and frequency dependence of the Y
parameter agrees well with the simulation results done by Rengel et al. [26].
The trend of the frequency dependence also agrees with the measured data.
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Figure 4.1: Simulated MOSFET model benchmarked from [26]. The doping
concentration of the p-type body and the P+ substrate are 2× 1016 cm−3
and 2× 1017 cm−3. The n+ regions of the source and drain are 5× 1017
cm−3. The time step used in the simulation is 2.5 fs.
Figure 4.2: Y -parameters as a function of frequency in bias condition,
VGS = 0.5 V and VDS = 1.5 V. ∆VGS = 0.1 V and ∆VDS = 0.5 V are
applied as step voltage perturbations.
Figure 4.3 also shows the real and imaginary Y21 parameters of a 0.4 µm
gate length MOSFET in saturation condition. The model used here is the
18
same as the previous model except for the gate length. As can be seen, the
trend agrees with the experimental data with the same feature size in
saturation condition [34]. It is expected that the results can be improved if
we know additional specifications of the measured device, such as I-V curve
and so on.
Figure 4.3: Comparison of the simulated and measured Y21 parameter of a
0.4 µm MOSFET as a function of frequency in saturation condition.
Based on Y parameters, all the parameters and fluctuations are
evaluated and the minimum noise figure is extracted. The dependence of
NFmin on drain current ID for drain bias VDS = 1.5 V at an operating
frequency of 4 GHz is shown in Fig. 4.4. As expected, NFmin increases
with drain current and shows a trend similar to that of the referred data.
The difference between the two data sets comes from the holes. In this
work, we did not include holes in the simulation since we assumed that
electrons will mostly contribute to noise. However, the work done by
Rengel et al. [26] performed bipolar simulations by including holes in their
work, and it turns out that the contribution from holes tends to increase
the minimum noise figure. As simulation results showed the increase in P
and R and the reduction in C as drain current increases, we can also
conclude that the increase in NFmin with the gate voltage is attributed to
the increase of the drain noise and induced gate noise, and the decreased
correlation between the drain and gate noise as the gate bias increases.
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Figure 4.4: NFmin dependence on drain current, calculated by equation
(3.21) at VDS = 1.5 V with 4 GHz operating frequency. The cut-off
frequency, fT used in the equation was approximately 35 GHz in saturation
region.
4.2 Description of Simulated MOSFET Models
In this section, we will evaluate the noise performance of the double gate
FinFET (DGFET). The reasons why DGFET is used in the simulation are
the following. First, DGFET is one of the multigate transistors which is
following the trend of the industry which can be represented by Intel’s state
of the art 22 nm Trigate FinFET emerged to the field in 2011. These
multigate FinFETs are designed to overcome challenges in nanoscale
transistors such as process variation, dopant fluctuation, and so on by
process simplicity and better gate controllability [4]. Secondly, DGFET is
essentially a 2D device which has 2 gates on the top and the bottom of the
fin body and it reduces the complexity of the model from 3D to a 2D
problem solving with conservation of most of the interesting properties in
Trigate FinTET. The DGFET model employed for the simulation is well
described in Fig. 4.5.
In DGFET, in order to suppress the short channel effect, one should
make sure that the electric field in Y -direction Ey must be stronger than
the electric field in x direction, which is Ex [36]. Usually, Ey is proportional
to the gate voltage VGS and inversely proportional to the body thickness
TSi. On the other hand, Ex is proportional to VDS and inversely
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Figure 4.5: Simulated DGFET model [35]. The p-type body is doped by
Boron with concentration of 1× 1016 cm−3. The source and drain are doped
by Arsenic with doping concentration of 1× 1020 cm−3. The body thickness
TSi is 10 nm, and the gate length is 30 nm.
proportional to the channel length Lg. And these yield a relation as
Ey  Ex (4.1)
VGS
TSi
 VDS
Lg
(4.2)
Therefore, in order to suppress the short channel effect, one should assure
that Lg is few time longer than TSi. Therefore, the thickness of the fin body
TSi is set to 10 nm, as the top and bottom gate length are set to 30 nm.
Besides the body thickness and gate length, the oxide thickness Tox is set to
2 nm and the length of the source and drain is set to 25 nm. The source
and drain doping concentration are 1× 1020 cm−3 and the doping
concentration of the p-type fin body is 1× 1016 cm−3.
Here, we also simulate a silicon-on-insulator (SOI) single gate MOSFET
(SGFET) as shown in Fig. 4.6 in order to compare the performance of the
DGFET. The structure of this SOI SGFET is basically the same structure
of that of the DGFET without the bottom gate on the top of insulator.
The thickness of the insulator is set to 40 nm. The doping concentration of
the P+-substrate is 2× 1018 cm−3.
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Figure 4.6: Simulated SOI SGFET model [35]. The doping concentration of
the P+-substrate is 2× 1018 cm−3. Other parameters such as the gate
length, body thickness and the doping concentration of each region are the
same as that of the DGFET.
4.3 Simulation Results and Discussion
In the simulation, the time step is set to 0.2 fs and the Poisson solver is
activated in every iteration for accurate carrier transport simulation. The
simulation procedure is the same as that done in the preliminary
simulation. The amplitude of the step perturbation was also set to
20 ∼ 35% of the amplitude of the bias at each terminal.
4.3.1 Carrier distribution in the channel of DGFET
In Fig. 4.7, the carrier concentrations across the fin body of the DGFET
and the SOI SGFET are shown. As can be seen, two peaks of electron
channels are formed in the DGFET body whereas we can see the one peak
of electron gas concentrated beneath the top gate in the SOI SGFET.
Notice that carriers no longer concentrate at the interface of the body and
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Figure 4.7: The charge concentration along the fin body of the DGFET and
the SOI SGFET structures at VGS = 1 V and VGS = 1 V.
Figure 4.8: The change of carrier distribution of DGFET with the size of
the body. It has also been seen from other simulations results as well [36].
gate-insulator interface, due to quantization of surface energy states in the
channel as the scale of MOSFET reduces to nanometer regime. To this end,
full band Monte Carlo employ quantum correction in order to thoroughly
investigate the complex quantum effect in nanoscale silicon device
structures [37], [38]. Figure 4.8 shows the effect of channel thickness
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variation. As can be seen, the distribution of these to peaks moves further
into the body as the thickness of the body reduces and it completely
merges with a finite depth where carrier density peaks.
4.3.2 Noise property of DGFET
Figure 4.9: P , R, and C values as a function of drain current Id for
DGFET and SOI SGFET at VDS = 1 V with different gate bias conditions.
Because of the double gate located in parallel, the extrinsic parasitic gate
resistance (Rg) reduces to half of that of the SOI SGFET in DGFET .
Besides, the source access resistance (Rs) in the DGFET shows much lower
value compared to that of the SGFET because of the higher electron
density. The values of P , R, and C parameters simulated at VDS = 1 V
with different gate bias conditions are considered in the previous figure are
shown in Fig. 4.9. As can be seen, DGFET shows much lower values of P
and R compared to that of the SOI SGFET thanks to electrons more
confined in the center of the body, resulting in a higher average velocity
and lower current fluctuations. And the value of C did not show much
difference in both device structures [35].
Based on these P , R, C values, the minimum noise figure NFmin, is
calculated using the procedure described in section 4.1 and it is plotted in
Fig. 4.10. The minimum noise figure provides information about the noise
performance of the device in an integrated circuit and is also one of the four
typical noise parameters including equivalent noise resistance Rn, the phase
and module of the optimum reflection coefficient Γopt. As a result, DGFET
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Figure 4.10: Calculated values of NFmin as a function of Id for DGFET and
SOI SGFET at 10 GHz, VDS = 1 V.
shows much lower NFmin showing a promising improvement of noise
performance. Besides these results, it also shows lower values of equivalent
noise resistance (Rn), low values for the module and increased angle of Γopt
that can promise wider match bandwidth for NFmin and convenient
matching network for minimum noise conditions [35].
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CHAPTER 5
CONCLUSION AND FUTURE WORK
5.1 Future Work with Junctionless FETs
Based on this noise platform, future work will take the following directions.
Mainly, the noise analysis platform will be extended to full band 3D Monte
Carlo simulation. The reason why this work only focuses on 2D simulation
is the long simulation time. In order to simulate more accurate transient
simulation, the time step of Poisson’s solver is shorter than that of
electro-static simulations. Thus, it is important to elegantly perform a
3-dimensional noise simulation with practical simulation time. Once the
noise analysis platform is well utilized in full band 3D Monte Carlo
simulation, the next direction will be to focus on coupling the current noise
platform with a 3D electro-thermal Monte Carlo simulator that is already
developed by our work group. This is to simulate both noise and heat of a
device since these characteristics affect each other. Lastly, low frequency
noise analysis will be the next target. In this case, a more advanced
technique will be required to assure long time simulation which can provide
samples in low frequency domain.
Based on the development of the simulation platform, a junctionless
transistor will be investigated. According to the latest research, a
junctionless transistor has shown better heat tolerance [39]. As a
junctionless transistor has no junctions on the source and drain side, less
scattering will occur and it is expected to have a lower minimum noise
figure. In order to improve the dynamic performance of the junctionless
transistor, we can introduce a graded-doping channel and indeed observe
better gain and cut-off frequency [40]. Hence, this research will be focused
more on junctionless transistors.
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Figure 5.1: Contribution of this work. Before this work, full band Monte
Carlo simulation was used mostly to simulate DC properties in a device.
This work now makes full band Monte Carlo simulation able to output AC
parameters as well as noise parameters. And this platform will be coupled
with full band 3D electro-thermal Monte Carlo simulation.
5.2 Conclusion
In conclusion, a noise analysis platform has been constructed on full band
2D Monte Carlo simulation. As can be seen in Fig. 5.1, this work now
makes full band Monte Carlo simulation able to output AC parameters as
well as noise parameters. A 300 nm gate length MOSFET model was
simulated as a benchmark in this work, and the simulation results showed
good agreement with the reference data. And this simulation technique is
expected to provide accurate self-consistent stochastic noise simulation not
only to device designers but also to circuit designers. Based on this work,
the noise performance of DGFET has been examined by comparison of that
in SOI SGFET. The results showed lower gate resistance, source access
resistance, and minimum noise figure in DGFET, promising better
electro-dynamic properties for high-frequency applications.
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